summaryrefslogtreecommitdiffstats
path: root/target/linux/mvebu/patches-3.8/016-arm_cache_l2x0_aurora_invalidate.patch
diff options
context:
space:
mode:
authorflorian <florian@3c298f89-4303-0410-b956-a3cf2f4a3e73>2013-01-10 17:20:25 +0000
committerflorian <florian@3c298f89-4303-0410-b956-a3cf2f4a3e73>2013-01-10 17:20:25 +0000
commit4847eb75fcc03dd6cdba637bc00c0d55c0864fc5 (patch)
tree252c444261e29b4a36e08604d35479928ddd0ae0 /target/linux/mvebu/patches-3.8/016-arm_cache_l2x0_aurora_invalidate.patch
parent8e11ab7f8c9f48deec7eedea2dac06301383ca0c (diff)
mvebu: update to 3.8-rc3
Signed-off-by: Florian Fainelli <florian@openwrt.org> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@35086 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/mvebu/patches-3.8/016-arm_cache_l2x0_aurora_invalidate.patch')
-rw-r--r--target/linux/mvebu/patches-3.8/016-arm_cache_l2x0_aurora_invalidate.patch52
1 files changed, 0 insertions, 52 deletions
diff --git a/target/linux/mvebu/patches-3.8/016-arm_cache_l2x0_aurora_invalidate.patch b/target/linux/mvebu/patches-3.8/016-arm_cache_l2x0_aurora_invalidate.patch
deleted file mode 100644
index 7e7c5fda8..000000000
--- a/target/linux/mvebu/patches-3.8/016-arm_cache_l2x0_aurora_invalidate.patch
+++ /dev/null
@@ -1,52 +0,0 @@
-From e84ed03e1c5d45305fdd9b872e0b7be97bcfda16 Mon Sep 17 00:00:00 2001
-From: Gregory CLEMENT <gregory.clement@free-electrons.com>
-Date: Thu, 13 Dec 2012 15:03:27 +0100
-Subject: [PATCH] arm: cache-l2x0: aurora: Invalidate during clean operation
- with WT enable
-
-This patch fixes a bug for Aurora L2 cache controller when the
-write-through mode is enable. For the clean operation even if we don't
-have to flush the lines we still need to invalidate them.
-
-Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
----
- arch/arm/mm/cache-l2x0.c | 22 ++++++++++++++--------
- 1 file changed, 14 insertions(+), 8 deletions(-)
-
-diff --git a/arch/arm/mm/cache-l2x0.c b/arch/arm/mm/cache-l2x0.c
-index 6911b8b..7ffe943 100644
---- a/arch/arm/mm/cache-l2x0.c
-+++ b/arch/arm/mm/cache-l2x0.c
-@@ -505,15 +505,21 @@ static void aurora_clean_range(unsigned long start, unsigned long end)
-
- static void aurora_flush_range(unsigned long start, unsigned long end)
- {
-- if (!l2_wt_override) {
-- start &= ~(CACHE_LINE_SIZE - 1);
-- end = ALIGN(end, CACHE_LINE_SIZE);
-- while (start != end) {
-- unsigned long range_end = calc_range_end(start, end);
-+ start &= ~(CACHE_LINE_SIZE - 1);
-+ end = ALIGN(end, CACHE_LINE_SIZE);
-+ while (start != end) {
-+ unsigned long range_end = calc_range_end(start, end);
-+ /*
-+ * If L2 is forced to WT, the L2 will always be clean and we
-+ * just need to invalidate.
-+ */
-+ if (l2_wt_override)
- aurora_pa_range(start, range_end - CACHE_LINE_SIZE,
-- AURORA_FLUSH_RANGE_REG);
-- start = range_end;
-- }
-+ AURORA_INVAL_RANGE_REG);
-+ else
-+ aurora_pa_range(start, range_end - CACHE_LINE_SIZE,
-+ AURORA_FLUSH_RANGE_REG);
-+ start = range_end;
- }
- }
-
---
-1.7.10.4
-